设为首页 - 加入收藏
您的当前位置:首页 >Intersil (Renesas Electronics America) >ALS70H242DE200_Datasheet PDF 正文

ALS70H242DE200_Datasheet PDF

来源:LM317 Electronics Components编辑:Intersil (Renesas Electronics America)时间:2021-06-15 13:56:37

The Wega Engine chip set will be included in a 30-inch LCD TV, in 42-inch and 50-inch PDP TVs and in flat-screen Trinitron TVs that will initially be introduced in Japan, and will eventually be available overseas, the company said.

Phased design approach

The Phased Design approach shown in the figure below partitions the design problem into a series of discrete phases, each having specific inputs and outputs that are tracked. This allows managers and team members to measure progress throughout the project.

ALS70H242DE200_Datasheet PDF

Planning phase

The planning phase for this type of project is essential for success and entails three basic activities: understanding requirements and setting goals; assessing the existing intellectual property (IP); and planning the implementation and verification activities.

ALS70H242DE200_Datasheet PDF

Design goals need to be established for the area, speed and power dissipation. An estimate is made on what is possible and achievable given architectural limitations and customer demands. In this case, an initial customer was going to be using the C166S in a 0.18-micron technology and had set goals for it to be 100 percent faster, use 30 percent less area, and most importantly, consume 50 percent less power than the 0.25-micron cell-based version.

After the definition of the design goals, a detailed assessment of both the IP and the testbench were made. Weaknesses of architectural implementation were pointed out, collected and improvements or changes were then proposed. The existing verification strategy then had to be checked to ensure the availability of testbench models that were compatible with these architectural changes.

ALS70H242DE200_Datasheet PDF

After analyzing the architecture, the C166S team saw that the aggressive timing target would not be reachable with the existing microarchitecture. Bottlenecks in the top-level bus structure prevented the processor from running at top speed. A new microarchitecture was developed that would allow the bus to run at different speeds from the main processor clock and also provide easier SoC integration due to its use of multiplexed instead of tri-state buses.

In addition, a critical path was identified in design that led to the development of a new fetch mechanism. At issue was read data, which is late arriving from memory. By registering this path, an additional pipeline stage was added. While throughput was reduced by one instruction after every jump, the architecture could run at twice the original frequency. The negative effect of these mostly positive changes was that the new architecture was no longer 100 percent cycle-accurate to the old cell-based design, complicating the verification effort.

The move affected about 15% of the 465 employees in Hillsboro, Oregon, where the company recently upgraded from 4-inch to 6-inch wafers, and about 10% of the 425 employees in Richardson, Texas, where the company recently consolidated its Texas manufacturing facilities, the company said.

TriQuint, which has approximately 1600 employees worldwide, expects to take a charge of approximately $0.01 per diluted share for severance related benefits for these workers in the third quarter of 2002.

This is a difficult but necessary action impacting a loyal and hard working team of employees. However, with the continued impact of slow telecommunications spending, we are adjusting our workforce at these locations to better match capacity with demand,” said Ralph Quinsey, president and chief executive officer, in a statement.

Our SAW filter business at Sawtek, located in Orlando, Florida, and Costa Rica, continues at record production and no reductions in force are planned for these locations.”

Co-Design Automation, the UK-based design automation which developed much of the basis for the next-generation version of the Verilog hardware description language (HDL), has been sold to Synopsys for $36m in a combination of cash and paper.

    1    2  3  4  5  6  7  8  9  10  11  
热门文章

    0.24s , 11069.5859375 kb

    Copyright © 2016 Powered by ALS70H242DE200_Datasheet PDF,LM317 Electronics Components  

    sitemap

    Top